

COP472-3 Liquid Crystal Display Controller

#### **Absolute Maximum Ratings**

Voltage at CS, DI, SK pins Voltage at all other Pins-0.3V to V\_DD + 0.3VOperating Temperature Range0°C to 70°C

-0.3V to +9.5V

Storage Temperature Lead Temp. (Soldering, 10 Seconds)

-65°C to +150°C 300°C

### **DC Electrical Characteristics**

GND = 0V, V\_{DD} = 3.0V to 5.5V,  $T_A$  = 0°C to 70°C (depends on display characteristics)

Parameter	Conditions	Min	Мах	Unit
Power Supply Voltage, V <sub>DD</sub>		3.0	5.5	Volt
Power Supply Current, I <sub>DD</sub> (Note 1)	V <sub>DD</sub> =5.5V		250	μΑ
	V <sub>DD</sub> =3V		100	μA
Input Levels				
DI, SK, CS				
V <sub>IL</sub>			0.8	Volt
V <sub>IH</sub>		0.7 V <sub>DD</sub>	9.5	Volt
BPA (as Osc. in)				
V <sub>IL</sub>		V 00	0.6	Volt
V <sub>IH</sub>		V <sub>DD</sub> -0.6	V <sub>DD</sub>	Volt
Output Levels, BPC (as Osc. Out)				
V <sub>OL</sub> V <sub>OH</sub>		V <sub>DD</sub> -0.4	0.4 V <sub>DD</sub>	Volt Volt
		VDD 0.4	¥DD	v011
Backplane Outputs (BPA, BPB, BPC)	During	$V_{DD} - \Delta V$	V	Volt
V <sub>BPA, BPB, BPC</sub> ON V <sub>BPA, BPB, BPC</sub> OFF	BP+ Time	$V_{DD} - \Delta V$ $1/_{3} V_{DD} - \Delta V$	$V_{DD}$ 1/3 $V_{DD}$ + $\Delta V$	Volt
		0		
V <sub>BPA, BPB, BPC</sub> ON V <sub>BPA, BPB, BPC</sub> OFF	During BP <sup></sup> Time	0 2/3 V <sub>DD</sub> -ΔV	$\Delta V$ $\frac{2}{3} V_{DD} + \Delta V$	Volt: Volt:
, ,	Di Time	73 VDD 4V	73 V DD 1 ΔV	voit
Segment Outputs (SA <sub>1</sub> $\sim$ SA <sub>4</sub> ) V <sub>SEG</sub> ON	During	0	ΔV	Volt
V <sub>SEG</sub> OFF	BP+ Time	$^{2}$	$\frac{\Delta V}{2/3} V_{DD} + \Delta V$	Volt
V <sub>SEG</sub> ON	During	$V_{DD} - \Delta V$	V <sub>DD</sub>	Volt
V <sub>SEG</sub> OFF	BP- Time	$V_{DD} = \Delta V$ $1/_3 V_{DD} = \Delta V$	$^{V}DD$ $\frac{1}{3}V_{DD}+\Delta V$	Volt
Internal Oscillator Frequency		15	80	kHz
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms
Scan Frequency (1/T <sub>SCAN</sub> )		39	208	Hz
SK Clock Frequency		4	250	kHz
SK Width		1.7	200	μs
DI				μ
Data Setup, t <sub>SETUP</sub>		1.0		μs
Data Hold, t <sub>HOLD</sub>		100		ns ns
CS				
tSETUP		1.0		μs
tHOLD		1.0		μs
Output Loading Capacitance			100	pF

Note 2:  $\Delta V = 0.05 V_{DD}$ .

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Voltage at CS, DI, SK Pins -0.3V to +9.5V


Voltage at All Other Pins-0.3V to  $V_{DD}$  + 0.3VOperating Temperature Range $-40^{\circ}$ C to  $+85^{\circ}$ C

Storage Temperature Lead Temperature (Soldering, 10 seconds)  $-65^{\circ}$ C to  $+150^{\circ}$ C

300°C

# **DC Electrical Characteristics**

Parameter	Conditions	Min	Max	Units	
Power Supply Voltage, V <sub>DD</sub>		3.0	5.5	Volts	
Power Supply Current, I <sub>DD</sub> (Note 1)	V <sub>DD</sub> =5.5V		300	μΑ	
	V <sub>DD</sub> =3V		120	μΑ	
Input Levels					
DI, SK, CS					
VIL			0.8	Volts	
V <sub>IH</sub>		0.7 V <sub>DD</sub>	9.5	Volts	
BPA (as Osc. In)					
V <sub>IL</sub>			0.6	Volts	
V <sub>IH</sub>		V <sub>DD</sub> -0.6	V <sub>DD</sub>	Volts	
Output Levels, BPC (as Osc. Out)					
V <sub>OL</sub>			0.4	Volts	
V <sub>OH</sub>		V <sub>DD</sub> -0.4	V <sub>DD</sub>	Volts	
Backplane Outputs (BPA, BPB, BPC)					
V <sub>BPA, BPB, BPC</sub> ON	During	$V_{DD} - \Delta V$	V <sub>DD</sub>	Volts	
V <sub>BPA, BPB, BPC</sub> OFF	BP+ Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD} + \Delta V$	Volts	
V <sub>BPA, BPB, BPC</sub> ON	During	0	ΔV	Volts	
V <sub>BPA, BPB, BPC</sub> OFF	BP- Time	$^{2}/_{3}V_{DD}-\Delta V$	$^{2}/_{3}$ V <sub>DD</sub> + $\Delta$ V	Volts	
Segment Outputs (SA <sub>1</sub> $\sim$ SA <sub>4</sub> )					
V <sub>SEG</sub> ON	During	0	ΔV	Volts	
V <sub>SEG</sub> OFF	BP+ Time	$^{2}/_{3}V_{DD}-\Delta V$	$^{2}/_{3}V_{DD}+\Delta V$	Volts	
V <sub>SEG</sub> ON	During	$V_{DD} - \Delta V$	V <sub>DD</sub>	Volts	
V <sub>SEG</sub> OFF	BP- Time	$\frac{1}{3}V_{DD} - \Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volts	
Internal Oscillator Frequency		15	80	kHz	
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms	
Scan Frequency (1/T <sub>SCAN</sub> )		39	208	Hz	
SK Clock Frequency		4	250	kHz	
SK Width		1.7		μs	
DI					
Data Setup, t <sub>SETUP</sub>		1.0		μs	
Data Hold, t <sub>HOLD</sub>		100		ns	
CS					
tSETUP		1.0		μs	
tHOLD		1.0		, μs	
Output Loading Capacitance			100	pF	



#### **Functional Description**

The COP472-3 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in *Figure 5*, with this configuration the COP472-3 will drive 4 digits of 9 segments.

To adapt the COP472-3 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table I.

Two or more COP472-3 chips can be cascaded to drive additional segments. There is no limit to the number of COP472-3's that can be used as long as the output loading capacitance does not exceed specification.

TABLE I. COP472-3 Segment/Backplane Multiplex Scheme

Bit Number	Segment, Backplane	Data to Numeric Display	
1	SA1, BPC	SH	
2	SB1, BPB	SG	
3	SC1, BPA	SF	
4	SC1, BPB	SE	
5	SB1, BPC	SD	Digit 1
6	SA1, BPB	SC	
7	SA1, BPA	SB	
8	SB1, BPA	SA	
9	SA2, BPC	SH	
10	SB2, BPB	SG	
11	SC2, BPA	SF	
12	SC2, BPB	SE	Digit 2
13	SB2, BPC	SD	Digit Z
14	SA2, BPB	SC	
15	SA2, BPA	SB	
16	SB2, BPA	SA	
17	SA3, BPC	SH	
18	SB3, BPB	SG	
19	SC3, BPA	SF	
20	SC3, BPB	SE	Digit 3
21	SB3, BPC	SD	g.r =
22	SA3, BPB	SC	
23 24	SA3, BPA SB3, BPA	SB SA	
24	SA4, BPC	SH	
25	SB4, BPB	SG	
27	SC4, BPA	SF	
28	SC4, BPB	SE	
29	SB4, BPC	SD	Digit 4
30	SA4, BPB	SC	
31	SA4, BPA	SB	
32	SB4, BPA	SA	
33	SC1, BPC	SPA	Digit 1
34	SC2, BPC	SP2	Digit 2
35	SC3, BPC	SP3	Digit 3
36	SC4, BPC	SP4	Digit 4
37	not used		2
38	Q6		
39	Q7		
40	SYNC		

#### SEGMENT DATA BITS

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

SA SB SC SD SE SF SG SH	SA	SB	SC	SD	SE	SF	SG	SH
-------------------------	----	----	----	----	----	----	----	----

Data is shifted into an eight bit shift register. The first bit of the data is for segment H, digit 1. The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

#### CONTROL BITS

The fifth set of 8 data bits contains special segment data and control data in the following format:


S	/NC	Q7	Q6	Х	SP4	SP3	SP2	SP1
---	-----	----	----	---	-----	-----	-----	-----


The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. BPC of the master is connected to BPA of each slave. The following table summarizes the function of bits six and seven:

Q7	Q6	Function	BPC Output	BPA Output
1	1	Slave	Backplane Output	Oscillator Input
0	1	Stand Alone	Backplane Output	Backplane Output
1	0	Not Used	Internal Osc. Output	Oscillator Input
0	0	Master	Internal Osc. Output	Backplane Output

The eighth bit is used to synchronize two COP472-3's to drive an  $81/_2$ -digit display.

LOADING SEQUENCE TO DRIVE A 4½-DIGIT DISPLAY	
Steps: 1. Turn CE low.	
2. Clock in 8 bits of data for digit 1.	
3. Clock in 8 bits of data for digit 2.	
4. Clock in 8 bits of data for digit 3.	
5. Clock in 8 bits of data for digit 4.	
<ol> <li>Clock in 8 bits of data for special segment and control function of BPC and BPA.</li> </ol>	
0 0 1 1 SP4 SP3 SP2 SP1	Vcc
7. Turn CS high.	
<b>Note:</b> CS may be turned high after any step. For example to load only 2 digits of data, do steps 1, 2, 3, and 7.	4½ DIGIT LCD
$\overline{CS}$ must make a high to low transition before loading data in	472 DIGIT LCD
order to reset internal counters.	
LOADING SEQUENCE TO DRIVE AN	
81/2-DIGIT DISPLAY	DISPLAY
Two or more COP472-3's may be connected together to	
drive additional segments. An eight digit multiplexed display	
is shown in Figure 7. The following is the loading sequence	
to drive an eight digit display using two COP472-3's. The	FIGURE 6. System Diagram – 41/2 Digit Display
right chip is the master and the left the slave.	
Steps:	
1. Turn $\overline{CS}$ low on both COP472-3's.	
2. Shift in 32 bits of data for the slave's four digits.	
<ol> <li>Shift in 4 bits of special segment data: a zero and three ones.</li> </ol>	
1   1   1   0   SP4   SP3   SP2   SP1	
This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped.	
	81/2 DIGIT LCD
<ol> <li>Turn CS high to both chips.</li> <li>Turn CS low to master COP472-3.</li> </ol>	Vcc 12
	SEGMENTS 12
6. Shift in 32 bits of data for the master's 4 digits.	BPC BPB BPA
<ol> <li>Shift in four bits of special segment data, a one and three zeros.</li> </ol>	V <sub>0D</sub> COP472-3 BP <sub>A</sub> BP <sub>C</sub> COP472-3 V <sub>0D</sub>
0 0 0 1 SP4 SP3 SP2 SP1	
This sets the master COP472-3 to BPA as a normal	
backplane output and BPC as oscillator output. Now	
both the chips start and run off the same oscillator.	GND D1
8. Turn CS high.	÷.
The chips are now synchronized and driving 8 digits of dis- play. To load new data simply load each chip separately in	TL/DD/6932-7
the normal manner, keeping the correct status bits to each	FIGURE 7. System Diagram – 81/2 Digit Display
COP472-3 (0110 or 0001).	
attn://www.national.com 6	





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

COP472-3 Liquid Crystal Display Controller

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

# National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor\_relations/pr\_09\_23\_2011\_national\_semiconductor.html

This file is the datasheet for the following electronic components:

COP472WM-3 - http://www.ti.com/product/cop472wm-3?HQS=TI-null-null-dscatalog-df-pf-null-wwe COP472N-3 - http://www.ti.com/product/cop472n-3?HQS=TI-null-null-dscatalog-df-pf-null-wwe